


| week | lecture | topics |
|------|------------------------|---|
| 2 | Microcontroller basics | <ul style="list-style-type: none"> - Clock generation, PLL - Address space, addressing modes - Central Processing Unit (CPU) - External Bus Interface Controller (EBC) - General Purpose Input/Output (GPIO) - General Purpose Timer unit (GPT) - Pulse-Width Modulation (PWM) - Analog-to-Digital Converter (ADC) - Asynchronous Serial Communication - Controller-Area-Network (CAN) - Synchronous Serial Communication - Boot-loader and system start-up |

Typical microcontroller hardware units

Example: *Phytec phyCORE-167*

- Small single-board computer (SBC) with an Infineon C167CR microcontroller, 256 kB external RAM and 256 kB external (Flash) EEPROM



Typical microcontroller hardware units


| | |
|---|---|
| <ul style="list-style-type: none"> • High Performance 16-bit CPU with 4-Stage Pipeline • Versions with 25 MHz available • 80 ns Instruction Cycle Time at 25 MHz CPU Clock • 400ns Multiplication (16 x 16 bit), 800ns Division (32/16 bit) at 25 MHz CPU Clock • Enhanced Boolean Bit Manipulation Facilities • Additional Instructions to Support HLL and Operating Systems • Register-based Design with Multiple Variable Register Banks • Single-Cycle Context Switching Support • Check Generation via on-chip PLL or via direct clock input • Up to 16 MBytes Linear Address Space for Code and Data • 4 KBytes On-Chip SRAM (2 K5 Internal RAM, 2 KBytes Extension RAM) | <ul style="list-style-type: none"> • Programmable External Bus Characteristics for Different Address Ranges • 8-Bit or 16-Bit External Data Bus • Multiplexed or Demultiplexed External Address/Data Buses • Five Programmable Chip-Select Signals • Hold- and Hold-Acknowledge Bus Arbitration Support • 1024 Bytes On-Chip Special Function Register Area • Idle and Power Down Modes • Single-Cycle Data Transfer • 8-Channel Interrupt-Driven Controller Peripheral Event Controller (PEC) • 16-Priority Local Interrupt Controller • System with 55 Sources • Sample Rate down to 40 ns • 16-Channel 10-bit A/D Converter with 9.7 μs Conversion Time • Two 16-Channel Capture/Compare Units • 4-Channel PWM Unit |
|---|---|

Copyright: Area Network (CAN) License of Robert Bosch GmbH
 * For complete device data please refer to the data sheets.

C167CR Highly Integrated CAN-Module with On-chip

Typical microcontroller hardware units

- Phase-Locked Loop (PLL) clock generation:
- User configurable system bus clock frequency



peripheral clock separate from CPU clock (switch off CPU clock in Idle Mode)


- Direct drive ($f_{CPU} = f_{OSC}$)
- Prescaler (2:1)
- PLL operation ($f_{CPU} = 1.5 \dots 5 \times f_{OSC}$)

Typical microcontroller hardware units

- 16 MB linear address space (24-bit addresses → address space from 0 to $2^{16} = 16,777,216 = \text{FF'FFFF}$)
- 256 *segments* of 64 kB each; all segments are subdivided into 4 *pages* of 16 kB each
- Von Neumann architecture → code and data share the same address space, all physically separated memory areas are mapped into the same address space (internal and external RAM, external Flash ROM and other EEPROMs, internal OTP, special function registers (SFR), etc.)


Typical microcontroller hardware units

- Segment 0 is the *system segment* holding internal RAM (2 kB), special function register area (SFR, 2 x 512 bytes) and possibly some internal ROM (up to 32 kB)




Typical microcontroller hardware units

- The upper 4 kB of the *system segment* hold 2 kB of internal RAM (F600 – FDFF) and two banks of special function registers: SFR (FE00 – FFFF) and ESFR (F000 – F1FF)
- The C167CR-LM does not implement any internal (on-chip) ROM




Typical microcontroller hardware units

- Upper half of SFR and ESFR (shaded area) is implemented as *bit-addressable memory* (individual bits can be set and/or cleared without interference to neighbouring bits)
- Fast 16-bit access to the internal RAM using *Data-Page Pointer DPP3*



Typical microcontroller hardware units

- Addressing via the Context Pointer (CP)




- General Purpose Registers (GPR) are selected using a 4-bit address (0 – 15, part of the machine code)
- GPR address = CP + 4-bit offset (*2)

Typical microcontroller hardware units

- External Bus Interface Controller (EBC)
- Required when the internal hardware units of the controller are not enough, e.g. too little RAM or ROM, additional peripherals are required (e.g. D/A converters, an Ethernet controller, etc.)
- Some of the pins are now used as external *address bus* and/or *data bus*; the characteristics of these busses can be selected upon *reset*, i. e. during the initialisation of the controller: width (8- or 16-bit), multiplexed address/data bus, wait states, etc.)

Typical microcontroller hardware units

- Addressing via the Context Pointer (CP)
- Context switching: reload Context Pointer (CP) with new base address
- Instruction SCXT stores CP on the stack and reloads it with the new base address *in one machine cycle*



Typical microcontroller hardware units

- External Bus Interface Controller (EBC)
- Performance of multiplexed and de-multiplexed bus:

| Bus Mode | Transfer Rate (Speed factor for byte/word/dword access) | System Requirements | Free IO Lines |
|----------------------|---|-------------------------------|---------------|
| 8-bit Multiplexed | Very low (1.5/3/6) | Low (8-bit latch, byte bus) | P1H, P1L |
| 8-bit Demultiplexed | Low (1/2/4) | Very low (no latch, byte bus) | P0H |
| 16-bit Multiplexed | High (1.5/1.5/3) | High (16-bit latch, word bus) | P1H, P1L |
| 16-bit Demultiplexed | Very high (1/1/2) | Low (no latch, word bus) | - |

- Fastest access with de-multiplexed busses (no need for time-wasting latching); price to pay: more I/O lines are tied up by the address and/or data bus

Typical microcontroller hardware units

- External Bus Interface Controller (EBC)
- Special Function Registers allow a number of *memory windows* to be defined; configuration parameters include: base address, window size, timing characteristics, wait states, etc.
- Access to an address within any of these memory windows results in the generation of a corresponding *chip select* signal (/CS); these signals can be used to physically enable an external device (e.g. a Flash ROM chip, a UART chip, a CAN transceiver, etc.)

Typical microcontroller hardware units

- External Bus Interface Controller (EBC)
- On the phyCORE-167:
 - /CS0 selects FLASH bank (U1),
 - /CS1 selects RAM bank (U2/U3),
 - /CS2 selects optional UART (U7)
- /CS3 and /CS4 can be used for additional peripheral units (e.g. memory mapped I/O units such as some D/A converters, CAN transceivers, etc.)

| | |
|----------------------|--|
| FF:FFFFh | P6.0 (/CS0) Memory Image of Flash Bank 1 |
| 10:1000h 10:0FFFh | 256 kByte I/O P6.4 (/CS4) |
| 0C:1000h 0C:0FFFh | 256 kByte I/O P6.3 (/CS3) |
| 06:1000h 06:0FFFh | 4 kByte ext. UART P6.2 (/CS2) |
| 06:0000h 07:FFFFh | 256 kByte RAM Bank U2/U3 P6.1 (/CS1) |
| 04:0000h 03:FFFFh | 256 kByte FLASH Bank U1 P6.0 (/CS0) |
| 00:0000h | |

Typical microcontroller hardware units


- External Bus Interface Controller (EBC)
- EBC is commonly configured during system start-up, i. e. in the startup code (software) or by tying some of the I/O lines to high/low during reset (hardware)
- Dynamic switching of bus mode is possible
- Example: System start-up in single chip mode – the external bus interface is deactivated – followed by a subsequent switch to software configured system constellation with external peripheral units (e.g. the user has plugged in a memory stick)

Typical microcontroller hardware units

- General Purpose Input/Output (GPIO)
- The C167CR has 111 I/O lines, organised in 16-bit as well as 8-bit ports
- All GPIO ports are bit-addressable (they are memory mapped in the bit-addressable region of the SFR)
- True bi-directional ports, switched to *high-impedance* (hi-Z) when configured as *inputs*
- Two different *output* drivers can be selected: *push-pull* and *open-drain*


Typical microcontroller hardware units

- General Purpose Input/Output (GPIO)
- Input thresholds are normal TTL logic thresholds ($V_{IH} = 2.0 \text{ V}$, $V_{iL} = 0.8 \text{ V}$)
- For noisy input signals inputs can be re-configured to CMOS logic thresholds ($V_{IH} = 3.7 \text{ V}$, $V_{iL} = 1.3 \text{ V}$); improved hysteresis between High and Low




Typical microcontroller hardware units

- General Purpose Input/Output (GPIO)
- Push-pull output drivers: both states (high/low) are actively driven to 5 V or 0 V, respectively
- Open-drain output drivers: upper transistor always switched off; only the low state (0 V) is enforced; an external pull-up resistor is required



Typical microcontroller hardware units

- General Purpose Input/Output (GPIO)
- Edge characteristics of the output drivers (transition times during switching from high to low and vice versa) can be selected as slow or fast




Typical microcontroller hardware units

- General Purpose Timer unit (GPT)
- Multi-functional unit for the production and analysis of time-varying signals
- May be used for timing, event counting, pulse width measurement, pulse generation (PWM), frequency multiplication, etc.
- Essentially a 16-bit register that is incremented or decremented at selected events (internal clock, external signals, etc.); interrupts can be triggered upon reaching pre-programmed threshold values

Typical microcontroller hardware units

- General Purpose Timer unit (GPT)
- Example: Timer T3




- Pre-scaler reduces the effective clock frequency; TXOUT can be driven high when T3 elapses

Typical microcontroller hardware units

- General Purpose Timer unit (GPT)
- Pre-scaling: $f_{\text{timer}} = f_{\text{CPU}}/2^{3+n}$ ($n = 0 \dots 7$); without this, the maximum period of the timer would be: $2^{16} / f_{\text{CPU}} = 65,536 / (20 \cdot 10^6) = 3.27 \cdot 10^{-3} \text{ s} = 3.3 \text{ ms}$; this is often not long enough for slowly varying signals and processes (e.g. mechatronics systems)
- Maximum pre-scale value ($n = 7$) reduces the effective timer clock to $20 \cdot 10^6 / 2^{10} \approx 19.53 \text{ kHz}$; maximum period now: $2^{16} / (19.53 \cdot 10^3) \approx 3.36 \text{ s}$

Typical microcontroller hardware units


- General Purpose Timer unit (GPT)
- Example: Timer T3



- For even slower signals: Cascade a pair of 16-bit timers to form a 32-bit timer; maximum period: $2^{32} / (19.53 \cdot 10^3) \approx 220 \cdot 10^3 \text{ s} \approx 61.08 \text{ h}$

Typical microcontroller hardware units

- General Purpose Timer unit (GPT)
- Example: GPT used in counter mode



- Can count rising edges, falling edges or both

Typical microcontroller hardware units

- Asynchronous Serial Communication (ASC)
- Provides serial communication between the μC and other μCs and/or external peripherals
- Full-duplex asynchronous communication up to 1.03 MBaud ($1.03 \cdot 10^6$ bps, at 33 MHz CPU clock)
- Personal Computers (PC) often do not support rates above 230.4 kBaud
- Double-buffered Tx and Rx data registers allow for back-to-back data transfer (without gaps)


Typical microcontroller hardware units

- Asynchronous Serial Communication (ASC)

- Pins RxD0 and TxD0 are interfaced to an external UART

transceiver chip; signal conversion TTL \leftrightarrow RS-232:

- > +3 V \rightarrow high,
- < -3 V \rightarrow low,
- output levels: ± 12 V



Typical microcontroller hardware units


- Asynchronous Serial Communication (ASC)
- Provides serial communication between the μC and other μCs and/or external peripherals
- Full-duplex asynchronous communication up to 1.03 MBaud ($1.03 \cdot 10^6$ bps, at 33 MHz CPU clock)
- Personal Computers (PC) often do not support rates above 230.4 kBaud
- Double-buffered Tx and Rx data registers allow for back-to-back data transfer (without gaps)

Typical microcontroller hardware units

- High-Speed Synchronous Serial Communication
- Full-duplex serial communication with maximum transmission rate of 8.25 MBaud
- Serial clock signal can be generated by the SSC unit (master mode) or detected (slaved mode)
- Mainly used for high-speed communication with external peripherals (e.g. EEPROMS, D/A converters, other controllers, etc.)
- Communication to multiple receivers possible via wired-AND circuit


Typical microcontroller hardware units

- Watchdog timer (dead-man button)
- Allows recovery from software and/or hardware failures that make the controller 'hang'
- A hardware reset is triggered periodically; programmers have to ensure that the watchdog timer register is cleared before this happens



Typical microcontroller hardware units

- Pulse Width Modulation unit (PWM)
- Allows generation of PWM signals
- *Period* register and *Pulse Width* register define the shape of the generated pulse sequence
- Frequency based on CPU clock (f_{CPU})




Typical microcontroller hardware units

- Unipolar Analog-Digital Converter (ADC)
- 16 A/D conversion channels (multiplexed)
- ADC unit with 10-bit resolution and integrated sample-and-hold amplifier (SHA)
- External analogue reference voltage (V_{AREF} , V_{AGND})
- Minimum conversion time: 7.76 μ s
- Channel scanning mode allows efficient acquisition of multiple signal sources

Typical microcontroller hardware units

- Unipolar Analog-Digital Converter (ADC)
- V_{AREF} allowed range: $4.0 V \dots V_{DD} + 0.1 V$
- V_{AGND} allowed range: $V_{SS} - 0.1 V \dots V_{SS} + 0.2 V$



System start-up (boot process)

- Embedded systems most frequently boot ...
 - ... from on-board memory mapped Flash ROM devices (several kB – 1 GB)
 - ... from bootable solid-state Flash disks (up to 100 GB, ATA-6, 100 MB/s transfer rate)
 - ... using a bootstrap loader via the serial interface (RS-232, CAN)
 - ... or through some other network connection (TCP/IP on Ethernet, Dynamic Host Control Protocol – DHCP, etc.)

System start-up: Booting from (Flash) EEPROM


- The system is (hardware) configured to map the EEPROM into the section of the address space which contains the RESET vector
- Upon RESET, the code this vector points to is executed; this is the start-up code which takes care of the system initialization as (software) configured
- The initialization code might re-configure the memory layout to what is required at run-time (e.g. after having checked what hardware modules have been plugged in, etc.)

System start-up: Bootstrap loader using RS-232

- Mechanism for the transfer of a short program through the serial interface into the internal RAM of the controller
- The bootstrap loader is activated by pulling low pin P0L.4 (port 0, pin 4) at the end of reset
- The controller then scans serial reception line Rx/D0 for a zero-byte; the duration of this signal is used to detect the baud rate
- An acknowledgement is sent and a short (32-byte) program is downloaded and executed

System start-up: Bootstrap loader using RS-232


- The 32-byte user program is often used for the subsequent download of the actual program (which usually is much larger than 32 bytes!)



subsequent download of
actual user program

System start-up: Bootstrap loader using RS-232

- During bootstrap mode, the *User ROM* at 0x0000 is replaced by the *Boot ROM*



- A software reset marks the end of bootstrap mode; code execution will then be redirected to 0x0000